Abstract-In the nano era in integrated circuit fabrication technologies, the performance variability due to statistical process and circuit parameter variations is becoming more and more significant. Considerable effort has been expended in the EDA community during the past several years in trying to cope with the so-called statistical timing problem. Most of this effort has been aimed at generalizing the static timing analyzers to the statistical case. In this paper, we take a pragmatic approach in pursuit of making the Monte Carlo method for timing yield estimation practically feasible. The Monte Carlo method is widely used as a golden reference in assessing the accuracy of other timing yield estimation techniques. However, it is generally believed that it can not be used in practice for estimating timing yield as it requires too many costly full circuit simulations for acceptable accuracy. In this paper, we present a novel approach to constructing an improved Monte Carlo estimator for timing yield which provides the same accuracy as the standard Monte Carlo estimator, but at a cost of much fewer full circuit simulations. This improved estimator is based on a novel combination of a variance reduction technique, importance sampling, and a stochastic generalization of the logical effort formalism for cheap but approximate delay estimation. The results we present demonstrate that our improved yield estimator achieves the same accuracy as the standard Monte Carlo estimator at a cost reduction reaching several orders of magnitude.
I. INTRODUCTION
We address the problem of estimating timing yield for a circuit under statistical process parameter variations and environmental fluctuations by proposing a novel and improved Monte Carlo method based on transistor-level circuit simulations. In conventional Monte Carlo yield estimation, a number of samples in the parameter probability space are generated. The overall delay of the circuit for each sample point is determined by performing transistor-level timing simulations. An estimator for timing yield is obtained by considering the fraction of samples for which the timing constraint is satisfied. Because of the computational cost of determining circuit delay for each sample, the number of samples one has to work with is limited. This adversely affects the accuracy of the yield estimator; which has a large error for a small number of samples. This is a weakness of the conventional Monte Carlo method and has prevented it from finding widespread use for practical yield estimation.
The technique we propose aims to improve the accuracy of the yield estimates obtained from a given number of Monte Carlo simulations. Alternatively, our improved Monte Carlo estimator achieves the same accuracy as the standard Monte Carlo estimator, but at a cost of much fewer number of full circuit simulations. This is made possible by using a variance reduction technique called importance sampling that we combine in a novel manner with a stochastic generalization of the logical effort formalism originally proposed by Sutherland et. al [1] . Logical effort is a method for quickly estimating and optimizing the path delays in a circuit. We use the stochastic logical effort formalism to guide the generation and selection of sample points in the parameter probability space in a transistor-level simulation based Monte Carlo method for timing yield estimation.
Our approach is based on the premise that, given the magnitude of process parameter variations and the non-linear dependency of gate and circuit delay on these variations, the only sufficiently reliable and accurate method for determining circuit delay is detailed, transistorlevel simulation. We believe that sufficient accuracy in yield estimation can not be obtained even by applying Monte Carlo simulations at a higher level, e.g. at the block level. Yield estimation techniques not based on Monte Carlo simulations operate by propagating probability density functions across the circuit. To make this process feasible, one is forced to use approximate gate delay models and delay propagation methods that may be too inaccurate when process paramater variations are large. We therefore believe that accurate determination of timing yield must have circuit simulation as its basis. We demonstrate in this paper that Monte Carlo simulation in conjunction with a novel variance reduction technique can serve as an accurate yet computationally viable yield estimation method.
In Section II, we provide background information and preliminaries on logical effort and its stochastic generalization, the Monte Carlo method for yield estimation and importance sampling. In Section III, we present our improved Monte Carlo yield estimator featuring significant error reduction through the use of the stochastic logical effort formalism to facilitate importance sampling. We also provide a precise, comparative error analysis for our proposed technique and the standard Monte Carlo estimator. Finally in Section IV, we present experimental results on several examples which demonstrate the efficiency and accuracy of our proposed yield estimator.
II. BACKGROUND Section II-A provides an overview of the logical effort approach [1] . In Section II-B, we introduce two techniques for using logical effort as a method for approximating circuit delay in the presence of statistical variations. Section II-C reviews the standard Monte Carlo method for evaluating definite integrals, and Section II-D presents the importance sampling technique for variance reduction in Monte Carlo simulations. Finally, Section II-E describes the preliminaries in applying the standard Monte Carlo and importance sampling techniques to timing yield estimation.
A. Logical Effort
The logical effort formalism is a fast and efficient way of determining the delay of a path in a digital circuit. The path delay is simply the sum of the delays of the gates on the path, and the delay of a logic gate r is approximated as
where d LE r is the absolute delay of a gate measured in seconds, τ is the delay of a parasitic-capacitance-free reference inverter driving another identical inverter, and d is the delay of the logic gate expressed in units of τ. The d factor in (1) models the gate delay and is given by
where p represents the intrinsic (parasitic) delay, g is the logical effort, and h is the electrical effort or electrical fan-out. Logical effort g for a logic gate is defined as the (unitless) ratio of its (per) input capacitance to that of an inverter that delivers the same output current. Thus, logical effort g is a measure of the complexity of a gate. It depends only on the gate's topology and is independent of the size and the loading of the gate. Parasitic delay p expresses the intrinsic delay of the gate due to its own internal parasitic capacitance, and it is largely independent of the sizes of the transistors in the gate. Parasitic delay p, is also expressed in units of τ. The electrical effort h is the ratio of the load capacitance of the logic gate to the capacitance of a particular input [1] .
B. Stochastic Logical Effort
Equations (1) and (2) provide a way of decomposing the effects of statistical parameter variations on gate delays. In a different context, Sutherland et. al [1] analyzed different semiconductor processes with varying supply voltages, and observed that almost all of the effect of process parameters and supply voltage on gate delay is captured by the reference inverter delay (τ in (1)), even when the parameters vary over a large range spanning different fabrication processes. The logical effort g and the unitless parasitic delay p of a gate exhibit relatively little variation with process parameters and supply voltage. Exploiting this observation in the context of timing yield analysis, in [2] a stochastic logical effort (SLE) model was proposed where the delay of a gate was modeled as d
where X is a vector of random variables, each component of which represents a different statistical circuit or process parameter and τ(X) is the reference inverter delay when the parameters are given by X. As is apparent in this equation, in the stochastic logical effort approximation, all process and environmental variations are captured by the statistical variable τ while g, p and therefore d are assumed to be independent of process parameters. If only inter-die variations are modeled, statistical parameters on the chip at all locations are perfectly correlated. In this case, using the stochastic characterization of τ for the same reference inverter for all of the logic gates on the die captures this perfect statistical correlation among gates. We refer to the approximation given in (3) as first-degree stochastic logical effort (abbreviated as SLE.d1).
In this paper, we also investigate a further refinement of this approximation described by the following equation
where the dependency of p and g on X is also modeled. We call this model second-degree stochastic logical effort (SLE.d2). As will become apparent later in the paper, SLE.d2 is more accurate but computationally more expensive.
In both versions of SLE, in order to compute the delay of a path π in a circuit, we simply add the delays of the gates on π:
Here d LE r (X) is the delay of the r-th gate on the path π. d LE r (X) is computed by evaluating (3) for SLE.d1 and (4) for SLE.d2. For this evaluation, a full transistor-level simulation of the whole circuit containing the logic path is not necessary. However, the values of τ(X) (for both SLE.d1 and for SLE.d2), and p(X) and g(X) (for SLE.d2) at a given X are needed. For the results we present in this paper, we compute these at a given X by running transistor-level circuit simulations on small test circuits which contain only the reference inverter (for τ(X)) or the gate under consideration (for p(X) and g(X)) together with a proper driver and load circuitry. We envision that the statistical characterizations (in the form of simple analytical formulas, a look-up table or a response surface model generated by running circuit simulations on appropriate test circuits) for these quantities could become part of the characterizations supplied with a standard-cell library. In this case, no circuit simulations will be needed when evaluating the SLE delay formulas for circuits that are built using gates from such a pre-characterized library.
C. The Monte Carlo Method
Monte Carlo (MC) techniques can be used to estimate the value of a definite, finite-dimensional integral of the form
where Ω is a finite domain and f (X) is a probability density function (PDF) over X, i.e., f (X) ≥ 0 for all X and R Ω f (X)dX = 1. MC estimation for the value of G is accomplished by drawing a set of independent samples X 1 , X 2 , ..., X N from f (X) and by using
The estimator G N above is itself a random variable. Its mean is equal to the integral G that it is trying to estimate, i.e., E(G N ) = G, making it an unbiased estimator. The variance of G N is Var(G N ) = σ 2 /N, where σ 2 is the variance of the random variable g(X) given by
The standard deviation of G N can be used to assess its accuracy in estimating G. If N is sufficiently large, due to the Central Limit Theorem,
has an approximate standard normal (N(0, 1)) distribution. Hence,
where P is the probability measure. The equation above means that G N will be in the interval [G − 1.96
] with 95% confidence. Thus, one can use the error measure
in order to assess the accuracy of the estimator. Several techniques exist for improving the accuracy of MC evaluation of finite integrals. In these techniques, one tries to construct an estimator with a reduced variance for a given, fixed number of samples, or equivalently, the improved estimator provides the same accuracy as the standard MC estimator but with considerably fewer number of samples. This is desirable because computing the value of g(X i ) is typically computationally or otherwise costly.
D. Importance Sampling
One MC variance reduction technique is importance sampling (IS) [3, 4] . IS improves upon the standard MC approach described above by drawing samples for X from another distributionf . G in (6) is first rewritten as below
where the weighting factor f (X i )/f (X i ) has been used in order to compensate for the use of samples drawn from the biased distributionf .
In order for the improved estimator above to be well-defined and unbiased,f (X i ) must be nonzero for every X i for which f (X i )g(X i ) is nonzero. We refer to this as the safety requirement. The ideal choice for the biasing distributionf is
which results in an exact estimator with zero variance with a single sample! However,f ideal obviously can not be used in practice since the value of G is not known a priori. Instead, a practically realizablef that resemblesf ideal is used. The key in using IS in practical problems is the determination of an effective biasing distribution that results in significant variance reduction. We have identified one such biasing distribution by exploiting the SLE formalism that we use to construct an efficient and accurate estimator for the timing yield of digital circuits. This distribution will be described in Section III.
E. Monte Carlo Estimation of Timing Yield
A path π in a circuit C is a sequence of gates g 0 , g 1 , g 2 , ..., g n where g 0 's inputs are primary inputs of the circuit, and g n 's output is a primary output of the circuit. Given a circuit and values for the statistical parameters, a path is said to be critical if (i) it is sensitizable, and (ii) its delay is as large as the delays of other sensitizable paths. A path π is said to be statistically critical if it is a critical path of C for some possible assignment to process parameters. We denote by Π crit the set of statistically critical paths. Then, the delay of a circuit is computed using
where d C (X) is the delay of the circuit and d π (X) is the delay of path π when the circuit and process parameters are given by X. A target delay T c is specified for the circuit. Given a PDF f (X) for the statistical parameters, we would like to compute the fraction of circuits that satisfy d C (X) ≤ T c , i.e., the timing yield of the circuit. We define an indicator random variable I(T c , X) for the entire circuit as follows: I(T c , X) = 1 if the circuit delay exceeds the target, i.e., d C (X) > T c , and I(T c , X) = 0 otherwise. We then define the timing loss or simply loss with
as the mean of the indicator random variable I(T c , X) over the PDF f (X). Evaluation of the integral above is the timing yield (loss) estimation problem addressed in this paper.
In a straightforward application of the MC method to loss estimation, one would draw samples X 1 , X 2 , ..., X N from the statistical parameter space according to the PDF f (X) and construct the loss estimator
With the MC method, full circuit simulations (transistor-level SPICE simulations of the whole circuit containing the paths under consideration) must be performed for each sample point, X i , in order to compute d C (X i ) and determine whether I(T c , X i ) = 1 or 0. The MC method is widely used as a golden reference in the literature in assessing the accuracy and efficiency of timing yield estimation techniques. However, it is generally believed that it can not be used in practice for estimating timing yield as it requires too many costly full circuit simulations for acceptable accuracy, even though there are some arguments to the contrary [5] . In the rest of this paper, the loss estimator in (16) is referred to as the standard MC (STD-MC) estimator. Loss can also be estimated based on the SLE formalism, without performing any full circuit simulations. The delay of a circuit can be computed analytically based on the SLE formalism as follows
where d LE π (X) is evaluated using the SLE formula in (5) and using SLE.d1 or SLE.d2. We define a new indicator random variable I LE (T c , X), which takes the value 1 if the delay of a circuit computed analytically using the SLE equations exceeds the target delay T c , i.e.,
, and 0 otherwise. The loss estimator based on this new indicator variable takes the form
In computing Loss LE N above, no full circuit simulations are performed. Only simple evaluations of the SLE delay formulas are needed, based on pre-characterizations of τ(X), p(X) and g(X)) in (3) and (4). In contrast, the loss estimator in (16) requires N full circuit simulations, one for every sample. The loss estimator in (18) will be referred to as the SLE-MC estimator in the rest of this paper.
The estimation of loss based on the STD-MC estimator in (16) will obviously be more accurate than the one based on the SLE-MC estimator in (18), but much more costly. We use the cheap SLE-MC estimator not by itself for yield estimation, by in a novel approach to constructing an IS-based loss estimator with reduced variance. This approach is called ISLE (Importance Sampling based on Stochastic Logical Effort) and provides the same accuracy as the STD-MC estimator but at a cost of much fewer number of full circuit simulations.
III. TIMING YIELD ESTIMATION WITH ISLE The biasing distributionf (X) used in ISLE is
This biasing distribution serves as a good approximation to the ideal but practically unrealizable biasing distribution for importance sampling,f (X) =
. In (19) above, T ε c = (1 − ε)T c and Loss LE,ε is the loss computed by the SLE-MC estimator in (18) with the target delay set to T ε c instead of T c , where ε is a margin parameter which we explain below. The ISLE loss estimator is then constructed as follows
where the sample points X i must be drawn fromf (X) in (19) instead of f (X). The margin parameter ε was introduced above in order to guarantee thatf (X i ) is nonzero everywhere I(T c , X i ) f (X i ) is nonzero, i.e., I LE (T ε c , X i ) must take the value 1 everywhere I(T c , X i ) is 1. The margin parameter ε must be large enough so that the indicator variables never assume the values I LE (T ε c , X i ) = 0 (the timing constraint T ε c is satisfied according to SLE) and I(T c , X i ) = 1 (the actual circuit fails to satisfy the timing constraint) for any of the sample points. An automated and adaptive algorithm for the determination of the smallest value for the margin parameter ε will be described in Section III-B
where, as in (20), the samples X i are drawn fromf (X) in (19). In order to draw a sample fromf (X) in (19), we first draw a sample from f (X). We keep the sample if I LE (T ε c , X i ) evaluates to 1 at the sample point and discard it otherwise. The evaluation of I LE (T ε c , X i ) is done using the analytical SLE formulas. Each kept sample constitutes one of the X i in (21). Loss ISLE N is then computed by determining whether I(T c , X i ) = 1 for each such kept sample, i.e., by carrying out a full circuit-level simulation at X i .
A key benefit of the ISLE approach is that circuit-level simulations are avoided for discarded samples, i.e., when X i results in an SLE circuit delay estimate smaller than T ε c . The improvement brought about by ISLE, however, goes significantly beyond this. For the same number of samples N, the ISLE estimator in (21) provides a much more accurate (with significantly reduced variance) loss estimate than the STD-MC estimator in (16). Were it possible to use the ideal biasing functionf ideal , a zero-variance estimator would have been obtained with a single sample. The ISLE approach makes it possible to explore the space between standard MC and this ideal. Using anf that approximatesf ideal as closely as possible, ISLE both reduces the number of full circuit simulations required and improves upon standard MC in the estimator accuracy achieved for the same number of full circuit simulations. The next section makes this discussion more precise.
A. Theoretical Gain: Quantifying Variance Reduction due to ISLE
The error of an estimator is the deviance of the estimator's result from the actual loss as explained in Section II-C for a general estimator. In this section, the errors of the STD-MC and ISLE estimators are derived and the results are compared.
Theorem III.1: The error of the STD-MC estimator in (16) obtained with N full-circuit simulations is
with more than 95% confidence. Proof: By (10), the error of the STD-MC estimator for loss using N full-circuit simulations is 2σ/ √ N where σ 2 is the variance of the indicator random variable I(T c , X) with PDF f (X). The mean of I(T c , X) is equal to the actual timing loss. σ 2 is computed as
I(T c , X) is either 1 or 0, thus, I(T c , X) = I(T c , X) 2 . Eqn (23) becomes
The error of the STD-MC estimator is thus given by (22).
Theorem III.2:
The error of the ISLE estimator for loss when N full circuit simulations are performed is
with more than 95% confidence. Proof: By (10), the error of the ISLE estimator for loss using N full-circuit simulations is 2σ/ √ N whereσ 2 is the variance of the random variable
with PDFf (X). The mean of this random variable is equal to the actual timing loss.σ 2 is computed as
Substitutingf (X) from (19) and using the fact that I(T c , X) 2 θ denotes the subregion of Ω in whichf (X) is non-zero. From (19), f (X) is zero when I LE (T ε c , X) is zero (and thus I(T c , X) = 0, if the margin ε is chosen properly). Whenf (X) is non-zero, I LE (T ε c , X) = 1. Thus
(28) The error of the ISLE estimator is thus given by (25) .
If the same number of full circuit simulations N is used with both methods, then the ratio of the errors of the estimators is given by
Alternatively, suppose a bound on the allowable estimation error is given. The ratio of the number of full circuit simulations required by the two approaches to achieve this same error bound is given by
As is apparent from (29) and (30), as Loss LE,ε approaches the real loss Loss, the improvement that ISLE offers over STD-MC increases.
In the proof of Theorem III.2 above for the error of the ISLE estimator, Loss LE,ε was assumed to be a known deterministic quantity. However, Loss LE,ε is not determined analytically. Loss LE,ε is a random variable and is estimated using the SLE-MC estimator in (18). The variance of this random variable decreases proportionally to the number of samples used in the SLE-MC estimator. In order for the error result for the ISLE estimator in (25) to be valid, the estimation of Loss LE,ε must be performed by using a large enough number of samples in (18) so that it has negligible variance. This would validate its treatment as a deterministic quantity in the derivation of the error for the ISLE estimator. The use of a large number of samples in the SLE-MC estimator in (18) is easily affordable, because no full circuit simulations are performed, only simple evaluations of the SLE delay formulas are needed. The results we present later show that the theoretical error expressions derived here are in excellent agreement with experimental data.
Algorithm 1 ISLEEXPLORER(MCSimCapacity, ExpectedMaxLoss,T c )
1. NumFSamples ← ⌈MCSimCapacity × 1/LossBound⌉ 2. Draw NumFSamples sample points {X 1 , X 2 , X 3 , ...,X NumFSamples } from f (X ) 3. for i = 1 to NumFSamples do 4.
EXPLORE (T c , ε, NumFSamples) 10.
if PointsInMargin = 0 then 11.
if (NewWhitePointsDiscovered) then 12.
ε min ← ε 
13.

B. ISLEEXPLORER: The Margin Determination Algorithm
The determination of an appropriate value of ε, the timing margin used by ISLE, is essential for the correctness, accuracy, and efficiency of Algorithm 2 EXPLORE (T c , ε, NumFSamples)
W hitePoints ← W hitePoints + 1 9.
NewWhitePointsDiscovered ← true 10.
Compute I(T c , X i ) // Full circuit simulation 11.
if I(T c , X i ) = 1 then 12.
MCLossCount ← MCLossCount + 1 13.
PointsInMargin ← 0 14. else 15.
PointsInMargin ← PointsInMargin + 1 16.
end if 17.
end if 18.
end if 19. end for the technique. On the one hand, ε must be large enough to satisfy the correctness constraint that for every value of X that f (X).I(T c , X) is non-zero,f (X) is also non-zero. Since,f (X) is proportional to f (X) and I LE (T ε c , X), this translates to the safety requirement that
On the other hand, as can be seen in (25) and (30), the closer Loss LE,ε is to Loss, the more accurate the ISLE estimator becomes and the more improvement it achieves over standard MC. Making Loss LE,ε close to Loss requires that ε be kept small. Thus, to make ISLE accurate and efficient while preserving correctness, we must make ε as small as possible without violating the safety requirement for any X i .
If SLE were a perfect approximation, a margin of ε = 0 would satisfy the requirements above. However, as also demonstrated by our experimental results, stochastic SLE is inaccurate to an extent that is circuit and process parameter dependent. Therefore, the ε margin must be determined separately for each different circuit and it must be checked that the resulting ε satisfies I(T c , X i ) = 1 ⇒ I LE (T ε c , X) = 1. This section presents ISLEEXPLORER, an iterative heuristic algorithm for determining ε (Algorithm 1) and estimating Loss. ISLEEXPLORER interleaves steps of incrementing ε and performing a number of full circuit simulations required to compute the ISLE estimator. When ISLEEXPLORER terminates, a correct value of ε is determined and all of the full circuit simulations required for computing the estimator Loss ISLE N (21) have been performed. ISLEEXPLORER runs only a fixed number (Sa f etyLimit) of additional full circuit simulations beyond those needed for Loss ISLE N in order to ensure that the margin value ε used is correct. As will become apparent below, the cost of the full circuit simulations are the dominant factor in the computational cost of ISLEEXPLORER. Therefore, the computational cost of adaptively determining the margin parameter is a fixed number Sa f etyLimit full circuit simulations.
The intuition behind the operation of ISLEEXPLORER is illustrated in Figure 1 . The solid rectangle represents the two-dimensional parameter space. Every possible point in the rectangle corresponds a unique valuation of the parameters X. The solid curve in Figure 1 consists of the points X for which the delay of the circuit is exactly T c . Outside the solid curve, circuit delay exceeds T c , i.e., I(T c , X) = 1. Each dotted curve consists of points X for which d LE C (X) = T c − ε for a particular value of ε.
ISLEEXPLORER considers NumFSamples samples generated from f (X) and computes ε based on data it collects on these samples. ISLEEXPLORER starts exploration with a negative initial value for the margin ε init , gradually increases ε, ends exploration at ε end and determines ε min in the process. ε min is the smallest margin ISLEEXPLORER can detect for which it can verify that the d LE C (X) = T c − ε min curve lies completely inside the d C (X) = T c curve. ε min is the value of ε used by ISLEEXPLORER for computing the ISLE estimator for timing loss (21). All circuit simulations required to compute the summation in (21) have already been performed when the ε exploration is completed. At that point, to arrive at the value of the estimator Loss ISLE N , all ISLEEXPLORER needs is an estimate for the value of Loss LE,ε min that is computed using the SLE-MC estimator in (18) as explained before. The computational cost of Loss LE determination is unavoidable with ISLE and is not due to the adaptive determination of ε. At each iteration, ISLEEXPLORER increases the margin ε by ε-step. It then investigates (using the EXPLORE subroutine in Algorithm 2) the samples that fall between d LE C (X) = T c − ε and d LE C (X) = T c − (ε + ε-step) and determines for each such sample X i whether I(T c , X i ) = 1 is satisfied. The iterations continue until a value of margin ε end is reached for which the number of samples X i that fall in a safety band defined by I LE (T c −ε end , X i ) = 1 and I LE (T c −ε min , X i ) = 0 (also I(T c , X i ) = 0) reaches Sa f etyLimit, a user-given parameter.
ISLEEXPLORER uses the colors white and black to mark the status of samples X i generated from f . If X i .color = Black, this indicates that a full circuit simulation has not been run for X i . This is because for the values of the margin ε explored so far, I LE (T ε c , X i ) was found to be 0. If X i .color = W hite, this indicates that an SLE timing estimation and a full circuit simulation for X i has been performed and it has been determined whether the safety requirement is satisfied for X i . White points do not need to be revisited when the value of ε increases, since the value of I(T c , X i ) and I LE (T ε c , X i ) do not change afterwards. ISLEEXPLORER tries to obtain as accurate a delay estimate as possible while limiting the number of full circuit simulations to about MCSimCapacity, a parameter provided by the user. These ≈ MCSimCapacity samples are chosen among NumFSamples samples generated from the distribution f (X). The user also provides a rough estimate for an upper bound on the loss, 0 ≤ ExpectedMaxLoss ≤ 1. From among NumFSamples samples, we expect to run full circuit simulations for about ExpectedMaxLoss × NumFSamples. Therefore, the algorithm selects NumFSamples to be (1/ExpectedMaxLoss).MCSimCapacity.
It should be noted that ISLEEXPLORER is a heuristic algorithm, and, as such, does not formally guarantee that the safety requirement is satisfied for all samples X. In order to keep the computational cost reasonable, instead of checking that the safety requirement is satisfied for all NumFSamples samples X i (since this would require NumFSamples full circuit simulations) ISLEEXPLORER considers margins larger than the minimum satisfactory ε min and makes sure that for Sa f etyLimit samples X i that satisfy T c −ε min ≤ d LE C (X i ) ≤ T c − ε end (the points in the safety band) the safety requirement is not violated. This is done in order to build further confidence that the ε min value arrived at is valid. In future work, we plan to investigate techniques that can formally ensure that the safety requirement is satisfied for importance sampling using the SLE approximation.
IV. RESULTS
A. Experimental Setup
We first explain the technical issues related to our experimental setup in order to help interpret our results better. We present results on two test circuits, InverterChain and GateChain shown in Figures 2 and 3 . For both circuits, the timing loss is computed by comparing the delay between nodes 3 and 8 with the timing constraint. The precursor gates between nodes 1 and 3, and the postcursor gates between nodes 8 and 10 are placed in the circuit in order to realize a typical driver and load for the logic path under consideration. The gates used in these circuits are from Graham Petley's 0.13µ library version 8.1 [6] .
We consider three statistically varying process and circuit parameters [7] :
• Effective channel length L e f f with a 3σ/µ ratio of 15%.
• Supply voltage V dd with a 3σ/µ ratio of 10%.
• Threshold voltage V th with a 3σ/µ ratio of 10%. These parameters are assumed to have Gaussian distributions, and are considered independent. We create three sets of statistical parameters from the above:
• OnePar: A one-parameter set consisting of L e f f .
• TwoPar: A two-parameter set consisting of L e f f and V dd .
• ThrPar: A three-parameter set consisting of L e f f , V dd and V th . For the results we report in this paper, we consider only inter-die correlations. In other words, the statistical parameters for all of the transistors in the circuit are fully correlated, and the variation in the parameters is location and transistor independent.
In order to empirically measure the error in the loss estimates obtained by the standard MC (STD-MC) estimator and our ISLE estimator, we perform 50 independent repetitions of the same experiment run. In our graphs and tables, experiment numbers 1 through 50 refer to these different runs. In each independent run, we compute the loss estimates using 1000 separate samples generated from f in the parameter space. These 50 independent runs constitute samples of the loss estimator, and the variance and error of the loss estimator is computed over these 50 samples. For the STD-MC estimator, transistor-level circuit simulations are performed at every one of these 1000 sample points. For the ISLE estimator, a reduced number of simulations are performed since most of the samples are discarded based on the evaluation of the SLE equations. The number of circuit simulations that are run for the ISLE estimator may be different in the 50 runs. In our tables and graphs, we report the average number of simulations over the 50 runs.
The Loss LE,ε value that is needed for computing the ISLE estimator in (19) and (21) is computed using the SLE-MC estimator in (18) using all of the 50000 sample points generated during the 50 runs.
We report and compare loss and error results for three estimators: • the standard MC estimator: STD-MC, • the ISLE estimator based on SLE.d1, and • the ISLE estimator based on SLE.d2. We report results for six different experiment configurations (combinations of a test circuit and a parameter set) in' the next two sections. We use the notation Exp(TestCircuit, ParameterSet) to denote an experiment that is run on the TestCircuit (which can be InverterChain or GateChain) with the ParameterSet (which can be OnePar, TwoPar or ThrPar).
B. The Accuracy and Efficiency of the ISLE Estimator
We illustrate the performance and operation of our ISLE timing loss estimator (based on SLE.d2) by providing four graphs that were generated from one selected experiment, Exp(GateChain,ThrPar). We are not able to provide similar graphs for the other experiments due to space constraints, but we present detailed performance results in the next section on all of the six experiments we have run.
The graph in Figure 4 shows the loss estimates obtained with the STD-MC estimator and ISLE for all of the 50 experiment runs. The value of the ISLE estimator in each case is a lot closer to the mean than that of the STD-MC estimator. The variance reduction obtained by the ISLE estimator over STD-MC is thus apparent from this graph. We should note that for every loss estimate shown in Figure 4 , 1000 transistor-level simulations are performed for STD-MC, but the average number of simulations for ISLE was only 213 over the 50 runs. Thus, if a normalization (to be explained below) is done considering that the errors for the two estimators are different, the Gain of ISLE over STD-MC is found to be 179, theoretically given by (30). Gain represents the ratio of the number of full circuit simulations required by the two approaches to achieve the same error.
As discussed before, the accuracy of the SLE approximation is key in order for it to facilitate IS for yield estimation. To gauge this accuracy, the scatter plots in Figure 5 and Figure 6 show circuit delays computed with the SLE formulas versus delay computed with transistor-level circuit simulation. Figure 5 is for SLE.d1 and Figure 6 is for SLE.d2. As seen in these plots, both versions of SLE formulas provide reliable delay estimates. However, SLE.d2 is more accurate, and hence it results in a bigger Gain as confirmed by the detailed results we present in the next section. This comes at the cost of having statistical pre-characterizations for parasitic delay p and logical effort g for all of the gates in the library, in addition to the reference inverter delay τ. Figure 7 confirms empirically that the 1/ √ N dependency of error on the number of MC samples is as expressed by (22) and (25) for the STD-MC and ISLE estimators, respectively. The significant reduction in variance that ISLE provides is also obvious in this graph. In this figure, a plot of loss error versus the number of full circuit simulations is shown for both estimators. The smooth curves in this plot were obtained using the theoretical error formulas. The two other curves were computed using data from the 50 runs, each of which explore sample set sizes ranging from 1 to 500. As explained before, full circuit simulations are performed at all of the sample points for the STD-MC estimator, but a reduced number of simulations are needed for the ISLE estimator. We observe the excellent match between the theoretical and experimental error curves in this plot. Table I present results obtained from six experiments with the STD-MC estimator and our ISLE estimator based on both SLE.d1 and SLE.d2. The mean loss and loss error values are computed over 50 independent runs as explained before. The Gain value reported in the table represents the ratio of the number of full circuit simulations required by the STD-MC and SLE estimators to achieve the same error, theoretically given by (30). Gain here is computed using the experimental data for the loss errors and the actual number of circuit simulations reported in the table as follows:
C. Results
The second factor in the above formula is needed to perform a normalization required in order to make a correction for the difference in the errors achieved by the two estimators with the given number of simulations. The ratio of the squares of errors is used because of the 1/ √ N dependency of error. The results in Table I show that both versions of our ISLE yield estimator achieve significant cost reduction over the standard MC estimator for the same error, in the range from one to four orders of magnitude. As expected, ISLE based on SLE.d2 performs better, achieving two orders of magnitude cost reduction in the worst-case, whereas the cost reduction achieved by ISLE based on SLE.d1 goes down to 12 in the worst-case. The Gain data presented in Table I shows that ISLE performs better for the InverterChain circuit containing only inverters. This is due to the fact that the SLE delay formulas are more accurate for inverters because of their use in the SLE formalism as a delay reference. It should also be noted that the performance of ISLE improves considerably when only one statistical parameter is used, achieving a speed-up reaching three orders of magnitude. When more (two or three) statistical parameters are considered simultaneously, the performance degrades in comparison but still above a respectable two orders of magnitude speed-up with ISLE based on SLE.d2. V. CONCLUSION We have demonstrated in this paper that Monte Carlo simulation in conjunction with a novel variance reduction technique, Importance Sampling with Stochastic Logic Effort, can serve as an accurate yet computationally viable timing yield estimation method. Numerous other techniques for reducing the variance of Monte Carlo estimators have been proposed in the Monte Carlo simulation literature [3, 8] . The stochastic logical effort formalism can be used to facilitate other techniques for variance reduction in Monte Carlo estimation, e.g., stratified sampling, control variates, multicanonical Monte Carlo method, etc. [4] , which we intend to explore in future work.
